Lumpiasty/llama.cpp
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

webgpu: format the GET_ROWS case block (#28542)

Browse Source 
Brace on its own line and body indented one level, matching the
surrounding cases, so the webgpu clang-format check passes.
This commit is contained in:
Pascal
2026-09-07 15:55:14 +02:00
committed by GitHub
parent 160bd031b2
commit c0b1871bc7
1 changed files with 15 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ggml/src/ggml-webgpu/ggml-webgpu.cpp
+4 -2
View File
@@ -4323,7 +4323,8 @@ static bool ggml_backend_webgpu_device_supports_op(ggml_backend_dev_t dev, const
op->type == GGML_TYPE_Q4_0) && op->type == GGML_TYPE_Q4_0) &&
src0->type == GGML_TYPE_F32 && (src1->type == GGML_TYPE_I64 || src1->type == GGML_TYPE_I32)); src0->type == GGML_TYPE_F32 && (src1->type == GGML_TYPE_I64 || src1->type == GGML_TYPE_I32));
break; break;
case GGML_OP_GET_ROWS: { case GGML_OP_GET_ROWS:
{
const size_t storage_alignment = const size_t storage_alignment =
ctx->webgpu_global_ctx->capabilities.limits.minStorageBufferOffsetAlignment; ctx->webgpu_global_ctx->capabilities.limits.minStorageBufferOffsetAlignment;
const size_t src_address_unit = const size_t src_address_unit =
@@ -4331,7 +4332,8 @@ static bool ggml_backend_webgpu_device_supports_op(ggml_backend_dev_t dev, const
if (ggml_webgpu_tensor_misalignment(src0, storage_alignment) % src_address_unit != 0) { if (ggml_webgpu_tensor_misalignment(src0, storage_alignment) % src_address_unit != 0) {
break; break;
} }
if (src0->type == GGML_TYPE_F32 || src0->type == GGML_TYPE_F16 || ggml_webgpu_supported_qtype(src0->type)) { if (src0->type == GGML_TYPE_F32 || src0->type == GGML_TYPE_F16 ||
ggml_webgpu_supported_qtype(src0->type)) {
supports_op = (op->type == GGML_TYPE_F32); supports_op = (op->type == GGML_TYPE_F32);
} else if (src0->type == GGML_TYPE_I32) { } else if (src0->type == GGML_TYPE_I32) {
supports_op = op->type == GGML_TYPE_I32; supports_op = op->type == GGML_TYPE_I32;